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Abstract.
The concept of block{cyclic order elimination can be applied to out{of{
core LU and QR matrix factorizations on distributed memory architectures
equipped with a parallel I/O system. This elimination scheme provides load
balanced computation in both the factor and solve phases and further opti-
mizes the use of the network bandwidth to perform I/O operations. Stability
of LU factorization is enforced by full column pivoting. Performance results
are presented for the Connection Machine system CM{5.
1 Introduction
Load{balance for in{core matrix factorization on distributed memory archi-
tectures can be achieved using a cyclic ordering of the data. In fact, one
need not allocate data explicitly in a cyclic fashion. Instead, the elimina-
tion can be performed in a cyclic order. That block{cyclic order elimination
is an ecient alternative to block{cyclic data allocation for in{core dense
matrix factorization was shown in [1]. The present note extends this con-
cept to out{of{core matrix factorization and shows that it further allows for
optimum use of the network bandwidth to perform I/O operations.
2 Out{of{core block{cyclic Gauss elimination
The coecient matrix of size N is partitioned in blocks of columns
A = [A
1
; A
2
; ::::; A
l
];
where each A
i
is a block of M = N=l columns, or a panel. We use the
standard left{looking block LU algorithm, whereby every panel A
i
is rst
updated by formerly factored panels A
j
; j = 1; :::; i  1 and then factored.
The use of blocks of columns A
i
allows for full column pivoting during
1
the factorization of panels, an essential feature for maintaining stability
for general matrices. One penalty for using rectangular blocks of data
is that the size of the active data structures changes as the factorization
proceeds. The active data structures are the various sections of a panel
A
i
(1 : N; :); A
i
(M+1 : N; :); :::;A
i
((i 2)M+1 : N; :), which are updated re-
spectively by the factors ofA
1
; A
2
; :::; A
i 1
, and nally A
i
((i 1)M+1 : N; :),
which is the portion of panel A
i
to be factored. After panel A
i
is done the
upper portion A
i
(1 : (i  1)M; :) and lower portion A
i
((i  1)M + 1 : N; :)
are written to the external storage system along with the relevant pivot in-
formation. They will be read later during the solution phase in the forward
elimination and backward substitution, respectively.
An ecient implementation of the above schemes on distributed mem-
ory architectures hinges upon load{balanced computation while operating on
sections of panels, during both the factor and solve phases. Load{balanced
computation, which stems from even partitioning of the sections among
processors, also entails optimum I/O bandwidth in the transfer of data be-
tween processors and the external data storage. Those desirable features are
achieved by cyclic factorization of the panels.
Cyclic elimination has been used successfully to perform in{core matrix
factorization and solve on a parallel architecture with distributed memory
[1]. Blocking was used to further enhance arithmetic performance. Con-
sider the factorization of a rectangular panel A
i
. In eect, a block{cyclic
permutation
~
A
i
is factored
~
A
i
= P1
 1
A
i
P
2
;
where P
1
and P
2
are the permutations giving the correspondence between
standard and block{cyclic row order and column order, respectively, for A
i
[2]. Given a p q processor grid onto which the array A
i
(N;M) is mapped,
the block{cyclic elimination order selects the rst block of rows of A of the
rst row of processors for the rst block elimination, the rst block of rows
of the second row of processors for the second block elimination, and so on
until one block row has been selected from each of the p rows of processors.
Then, the second block of rows from the rst processor row is selected,
etc. Columns are treated similarly. Assuming M is a multiple of bp and
bq, where b is the in{core block size, then each of the sections of A
c
of the
form
~
A
i
(iM : jM; :), i; j = 1; :::; N=M , is evenly distributed on the p  q
processor array. The same block{cyclic elimination scheme can be used to
perform out{of{core matrix factorization eciently. In eect, a block{cyclic
2
permutation of the coecient matrix is factored
~
A = [P
 1
1
A
1
P
2
; P
 1
1
A
2
P
2
; ::::; P
 1
1
A
l
P
2
]
where P
1
and P
2
are is permutation matrices of size N by N and M by M ,
respectively. The overall eect of cyclic permutation can be expressed as
~
A =
^
P
 1
1
A
^
P
2
;
where
^
P
1
= P
1
and
^
P
2
are block diagonal matrices of size N by N with
N=M blocks of size M by M all equal to P
2
.
Once the matrix is factored, solution of the corresponding linear system
can proceed, with multiple right{hand sides, if needed. The lower and upper
portions of the panels are read from external storage, along with pivoting
information. Thanks to the block{cyclic elimination scheme the panel sec-
tions are evenly distributed among the processing nodes allowing optimum
use of the network bandwidth during I/O reads. Forward elimination and
backsubstitution entail solving block{cyclic triangular systems of equations,
which are well balanced operations [1]. Prepermutation and postpermuta-
tion of the solution matrix is needed [1]. The only dierence with the in{core
algorithm is the block structure of P
2
, which causes block permutation of
the solution matrix in lieu of a generalized shue.
In general, one does not expect the dimensions of a given matrix to be a
multiple of the dimensions of the processor array it is mapped onto, and the
block{cyclic elimination scheme is implemented in such a way as to accom-
modate all possible cases. In the context of the out{of{core factorization,
however, the width of the panels, M , is an adjustable parameter, set inter-
nally according to the amount of memory available. Given this degree of
freedom, we have found convenient to choose M , p and q (where pq is the
number of processors available) such that the panel dimensions should be
a multiple of bp and bq. The in{core blocking factor, b, is kept to a xed
value that ensures good performance in BLAS{3 operations (typically 8 or
16). Such a perfect mapping of the panel on a grid of processing nodes also
requires choosing N to be a multiple of M . As a result, the matrix actually
factored may be larger than the original matrix. The extra bottom rows
and rightmost columns are padded internally with the identity matrix.
3
3 Implementation on the ConnectionMachine sys-
tems
A block{cyclic out{of{core Gauss elimination and solve has been imple-
mented on the Connection Machine systems, a family of distributed memory
supercomputers. Here we present performance results for the CM{5. The
external storage device for the CM{5 is a scalable array of disks (SDA).
A Unix{compatible scalable le system, sfs, supports data parallel I/O op-
erations with transfers between processing nodes and the disks occurring
through the data network.
The performance and scalability of the out{of{core elimination and solve
relies heavily on in{core rectangular LU factorizations, triangular solves and
matrix multiply. Those matrix operations are implemented eciently in the
CMSSL (Connection Machine Scientic Software Library) [2]. The out{of{
core codes were actually written in Connection Machine Fortran (CMF) [3],
a high level language that implements the Fortran 90 array syntax, with calls
to CMSSL. CMF further supports I/O operations for arrays. The decision
to enforce a perfect mapping of panels on a grid of processing nodes allow
us to reference upper and lower panel sections as independent arrays in the
global address space using CMF aliasing facilities [4].
Numerical experiments were conducted for double precision complex co-
ecient matrix with elements chosen randomly between 0 and 1 (in modu-
lus). The machine is a 64 node CM{5 with 32 Mbytes of memory per node
and a peak performance of 128 Mops per node, hence a total performance
peak of 8 Gops. It is equipped with an SDA, the size of which was scaled
to the size of the matrix being factored. The matrices factored were of size
N=9600, 24576, 51200 and 76800 and the corresponding number of disks
were 0 (in-core solution), 32, 64 and 118, respectively. Running time and
performance results are summarized in Table 1.
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N Factor Solve (1024 rhs) Total
time perf(Gops) time perf(Gops) time perf(Gops)
9600 599sec 3.94 258sec 2.93 857sec 3.63
24576 3.2hrs 3.43 0.4hrs 3.31 3.6hrs 3.42
51200 28.2hrs 3.52 1.9hrs 3.10 30.2hrs 3.49
76800 94.6hrs 3.55 4.22hrs 3.18 98.8hrs 3.53
Table 1: Out{of{core block{cyclic LU solver performance for a double pre-
cision complex matrix of size N on a 64 node CM{5.
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